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Abstract
In the context of maintenance testing and diagnosis of
faulty boards, a functional FSM (Finite State Machine)-
based model for mixed-signal boards has been introduced
[1]. It has been extended for dealing with time sequences
aspects. In this paper, the new modeling technique is pre-
sented.
1. Introduction
Numerous test methods and techniques have been de-
veloped for circuit test [2, 3], associated to the different
stages of product life-cycle, mainly at design and produc-
tion levels. Surprisingly, not much interest has been thrown
into testing during the maintenance stage. However, main-
tenance testing has its own specificity. Thus, our work is
related to maintenance testing and focus more particularly
on mixed-signal boards.
The maintenance stage is one of the step constituting
the life-cycle of a board. This stage begins after the de-
velopment/production cycle. Because of this location in
the life-cycle, this stage is complex. First, the knowledge
about the board is most often reduced for maintenance peo-
ple: no designer direct knowledge, partial documentation,
level of confidentiality (military, commercial aspects). Sec-
ond, unitary in situ tests are not sufficient because of aged
components and their interactions at tolerance limits. More-
over, large complexity of boards and safety aspects in em-
bedded systems (avionics, automotive,...) have to be man-
aged. All of this implies functional testing in order to check
the board behavior, and to determine and replace faulty
components in case of defective functionality. Since they
only make use of the external behavior of the components,
functional-based models may address a wide spectrum of
situations concerning board maintenance testing: they may
be adapted to the amount of information available (compo-
nent specification levels), to the nature of the components
(digital, mixed-signal, or analog) and to the goal of the test
(go-nogo, fine-grain diagnosis oriented testing). Functional
testing of component is not used during design or produc-
tion stages because test software development is costly. It
is mainly achieved at the system level in order to test the
interactions between components and to check if the global
system meets its specification requirements. Thus, there is
no predefined functional tests available at the board level.
Moreover, because of lack of material, diagnosis and
repair is often realized in an empirical way. Clearly,
specialized tools are needed to guide or automate at least
a part of the work involved in the maintenance stage. Our
goal is to provide a help to board maintenance testing
and diagnosis. We propose a method supported by a
semi-automatic tool allowing the functional specification
of the board, the definition of testing strategies and the
automatic test data set generation. Because automation
implies using formalism, the formalism has to be chosen
to match background practitioners in order to be really
useful. Talking with our industrial partner, we chose the
FSM formalism which is well known by testing engineers.
We first present the FSM-based functional model for
mixed-signal boards. New time modeling features are de-
scribed next. Then, the model-based ATPG (Automatic Test
Pattern Generation) is presented and we comment results
obtained on a simple case study. Then, we show the imple-
mentation prototype. A discussion on future work ends the
paper.
2. FSM-based board modeling
A board modeling for maintenance ATPG has been pro-
posed in [1]. It relies on FSM-based functional models for
the components of mixed-signal boards.
2.1. Board level modeling
The board is first modeled at the board level, as a set of
interconnected functional blocks, as depicted in picture 1.
In addition to building blocks of the board, some external
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Figure 1. A board is an assembly of blocks.
blocks are needed to model connections between the board
primary inputs/outputs (PI/PO) and an automatic test equip-
ment (ATE): external sources which supply input signals, or
output measurement points.
Blocks are analog, digital or mixed-signal, and may have
several inputs and outputs. Oriented links denote data ex-
changes between components. Signals exchanged on a link
are characterized by their amplitude, form, frequency and
type.
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Figure 2. The test pattern generation pro-
cess.
The board checking consists in testing each block indi-
vidually using its associated FSM-based test model. This
test model is created by merging a block functional model
and a testing strategy, as depicted in picture 2. Test vectors
for a component are generated by covering each transition
of the component’s test model. Since the block under test
is often embedded within the board, without any test access
mechanism (e.g. block b3 of picture 1), the functional mod-
els of adjacent components are used for justification and
propagation of the block I/O up to PI/PO. Final vectors are
computed using constraint logic programming (CLP).
2.2. Blok level modeling
The proposed approach for the functional modeling of
the components is based on communicating FSM, since
these objects are flexible enough to handle various kinds
of board specifications.
The functional model of each component is a set of com-
municating FSM. The FSM model may be specified with an
appropriate graphical user interface (GUI), derivated from
some VHDL/AMS subset specification, or instantiated from
a parametrized functions library. The latter is mainly used
for common analog or mixed-signal blocks. Test vectors
lists are also usable. Sometimes, these are the simplest way
for specifying blackbox-like blocks functionalities.
All of these specification techniques may be mixed, ac-
cording to the nature of the system components, and to the
kind and form of available descriptions for the different
blocks.
The test model To generate appropriate test vectors for a
given component, testing strategies are applied to the func-
tional model [4]. This is realized mainly by extending the
functional model FSM at I/O points, with new FSM pieces
implementing the testing strategy. The test model for a com-
ponent results from this merging. Since test patterns genera-
tion corresponds to FSM transitions covering, strategies are
described as combinations of transitions. As a simplistic ex-
ample, checking one digital output pin activity corresponds
to some test vectors with 1 and some others with 0 for this
pin. These vectors are generated from a FSM containing
transitions for both the 0-value and the 1-value.
2.3. Time aspets
From experimented test engineers point of view, it ap-
pears that, for at least go-nogo testing, simple time man-
agement is often sufficient. In the context of maintenance
testing, the modeling of accurate delay values is not neces-
sary. These values are often either useless, or unavailable.
The former arises when approximative clock frequency is
set by engineer for test run, the latter when the board comes
without timing information. However, at least sequences of
values are necessary for meeting test requirements. Thus,
ordering test data is mandatory. Since the model presented
in [1] is based on communicating FSM, it is of interest to
model time with such objects.
Our first approach to deal with time sequences is based
on a simple clock model. Its FSM is similar to a board input
model as time may be considered as an external data for the
board. Multiple clocks may coexist in the same functional
model. The different actions driven by a clock are speci-
fied by waiting for the top value on some transition of the
receiving FSM. In our modeling, a behavior of the board is
represented by a path from PI to PO in a set of communicat-
ing FSM. Thus, sensitizing a path leads to cross the clocks
edges a number of times and thus to compute dates in terms
of number of tops for the associated test data.
With this kind of modeling for clocks, time modeling is
decoupled from the component modeling. Clock models
may be generated automatically and changed easily accord-
ing to testing needs without modifying the remaining parts
of the model.
However, this time management may not be sufficient
in some cases. Suppose a modeling with two clocks Clk
1
andClk
2
sending top
1
and top
2
respectively. These tops do
not have an associated date (time stamp). The test pattern
generation process explained in section 2.4 ”asks” for some
top events in order to obtain a test data for a component.
This test data is a sequence dated in a relative way. Thus,
the real dating of the test data comes from the ordering of
the top events. If there is no constraint on the periodicity
of the two clocks, a consistent timing may be associated to
the test data. Otherwise, a generated test data may have a
wrong timing because the sequence of top events may be
conflicting with the period of each type of event.
A first approach to solve this problem is to increase the
algorithmic complexity of the generation process in order to
eliminate wrong sequences. An alternative approach con-
sists in using time stamped events with a same time refer-
ence. Thus, the test data is dated in an absolute way. We
choose the second approach in order to control the algorith-
mic complexity. Thus, we propose to manage time stamped
events. This is achieved by using timed automata [5]. In-
deed, timed automata allow to specify time-dependant be-
haviors with clocks (like periods) using the same time ref-
erence. This approach is illustrated on the case study (see
section 3).
2.4. Model-based ATPG
As explained in section 2.1, ATPG is achieved by cover-
ing the test models. Covering a transition leads to meet the
associated data constraints. The constraints are propagated
up to the board’s PI/PO, also modeled as FSM. The problem
of test data generation is faced using CLP and classical al-
gorithms for finite state machines (transition coverage, state
coverage, path coverage). Thanks to CLP, test data are rep-
resented in a symbolic way, using ranges of values, dealing
efficiently with analog and digital data representations in an
uniform way.
Ranges of vectors are computed for reaching the test re-
quirements. Actual values are defined at the end, making
possible to take into account some ATE specificities.
3. Case study: The tachy board
The modeling technique, extended for dealing with time
sequences aspects (see section 2.3) has been applied to a
simple industrial case study. In this section, we give a brief
informal description of the Tachy board and comment the
expected board testing results.
Interested reader may refer to [6] in order to have a more
complete and detailed view of the functional modeling and
testing strategies involved in this case study.
3.1. Board Desription
The Tachy board is a mixed-signal board. It has four-
teen analog channels receiving DC signals coming from
tachymetric generators. The main function of the board
is to check in a cyclic way the values of input signals by
comparing them to two voltage thresholds and write into
RAM memory the time stamped number of each faulty
channel. A channel is faulty if its analog signal is not
between the two thresholds. The RAM memory is reseted
every six minutes.
The new technique, undertaking time sequences aspects
better, makes possible to deal with the last point (which was
not considered in [1]).
3.2. Board Testing
For sake of simplicity and conciseness, we are present-
ing results for a three channels restricted version of the
board. This restriction has no incidence on the complexity
of the modeling and testing process [6].
The test data set of the board generated with our method
is: TDS = fTD
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An input 5-tuple has the form (S
1
; S
2
; S
3
; Clk;Rst) and
an output 3-tuple has the form (MP
1
;MP
2
;MP
3
) where
S
1
, S
2
, S
3
are the three analog sources, Clk the clock sig-
nal, Rst the reset command, and MP
1
, MP
2
, MP
3
the
three digital measurement points (memory state).
? stands for an unspecified value and stands for no input
value. 
1i
and 
2i
are the thresholds of a comparator C
i
(associated with source S
i
).
TD
1
means that three input test vectors are executed se-
quentially on the board, and that three corresponding output
vectors are then observed (more explanations in [6]).
TD
1
and TD
2
test faulty behaviors (thresholds exceed-
ing for all channels). TD
4
and TD
5
test good behaviors
(for all channels). TD
3
test the reset command.
We thus consider that this test data set is sufficient to test
the board. The size of each test data of TDS is minimal,
but we could have generated fewer test data with a bigger
size.
However, TD
4
and TD
5
may seem meaningless as they
succeed whatever their output values. This is because there
is no writing in memory for good input values, and thus
memory keeps its initial state, which is not defined in TD
4
and TD
5
. One improvement may be to sequence TD
3
be-
fore TD
4
and TD
5
to fix an initial memory state.
The resulting test data set of the board would then be:
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4. Prototype
We have partially implemented the FSM-based board
modeling, the model-based ATPG and time management in
a prototype tool. This prototype provides a GUI allowing
high level description of mixed-signal boards. In addition,
the GUI includes some facilities for the choice of a testing
strategy, for the description of the board-ATE connection
and for the description of the data (signals) flow. The GUI
part of the prototype is written in C++ with the ILOG Views
graphic library [7] and the ATPG part is implemented using
CLP with the solver ECLiPSe [8]. The prototype, which
is still under development, has already been used in simple
industrial case studies [1, 4].
5. Conclusion and future work
We have presented a method for the testing of mixed-
signal boards in a maintenance context. An approach us-
ing timed automata has been proposed to deal with simple
time aspects. In particular, it allows the modeling and test-
ing in presence of multiple clocks (dependant or not) with
different periods. The method has been validated on two
simple industrial case studies. Nevertheless, we are also
prospecting for improved testing strategies. Another objec-
tive is to extend the models to take into account more com-
plex boards. Further work is required on industrial cases to
validate the approach and exhibit its limits.
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